An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs.

Alex K. Jones, Prithviraj Banerjee

Browse the full FPGA paper archive.