Constrained clock shifting for field programmable gate arrays.

Deshanand P. Singh, Stephen Dean Brown

Browse the full FPGA paper archive.