Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration.

Endri Taka, Ning-Chi Huang, Chi-Chih Chang, Kai-Chiang Wu, Aman Arora, Diana Marculescu

Browse the full FPGA paper archive.