Skip to content

A heuristic algorithm for LUT-based FPGA technology mapping using the lower bound for DAG covering problem (abstract only).

Taiga Takata, Yusuke Matsunaga

VenueAFPGA
Year2010
ProceedingsFPGA

Browse the full FPGA paper archive.