Skip to content
cs-conference-ranking.org

Clock power reduction for virtex-5 FPGAs.

Qiang Wang, Subodh Gupta, Jason Helge Anderson

VenueAFPGA
Year2009
ProceedingsFPGA
DBLP recordconf/fpga/WangGA09 ↗

Browse the full FPGA paper archive.