Skew-programmable clock design for FPGA and skew-aware placement.

Chao-Yang Yeh, Malgorzata Marek-Sadowska

Browse the full FPGA paper archive.