Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis.

Jason Helge Anderson, Sudip Nag, Kamal Chaudhary, Sandor Kalman, Chari Madabhushi, Paul Cheng

Browse the full FPL paper archive.