Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing.

Oana Boncalo, Alexandru Amaricai, Andrei Hera, Valentin Savin

Browse the full FPL paper archive.