Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2.

Ma Jos Canet, Felip Vicedo, Vicenc Almenar-Terre, Javier Valls-Coquillat, Eduardo R. de Lima

Browse the full FPL paper archive.