Dependable Dynamic Partial Reconfiguration with minimal area & time overheads on Xilinx FPGAS.

Stefano Di Carlo, Giulio Gambardella, Marco Indaco, Paolo Prinetto, Daniele Rolfo, Pascal Trotta

Browse the full FPL paper archive.