An analytical model relating FPGA architecture and place and route runtime.

Scott Y. L. Chin, Steven J. E. Wilton

Browse the full FPL paper archive.