Automated synthesis of FPGA-based heterogeneous interconnect topologies.

Alessandro Cilardo, Edoardo Fusella, Luca Gallo, Antonino Mazzeo

Browse the full FPL paper archive.