Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers.

Andreas Dandalis, Viktor K. Prasanna, Bharani Thiruvengadam

Browse the full FPL paper archive.