Implementation of pipelined multipliers on Xilinx FPGAs.

Tien-Toan Do, Holger Kropp, Markus Schwiegershausen, Peter Pirsch

Browse the full FPL paper archive.