Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs.

Ilya Ganusov, Henri Fraisse, Aaron Ng, Rafael Trapani Possignolo, Sabya Das

Browse the full FPL paper archive.