Clock gating architectures for FPGA power reduction.

Safeen Huda, Muntasir Mallick, Jason Helge Anderson

Browse the full FPL paper archive.