A Verilog RTL Synthesis Tool for Heterogeneous FPGAs.

Peter Jamieson, Jonathan Rose

Browse the full FPL paper archive.