Exploring architecture parameters for dual-output LUT based FPGAs.

Zhenghong Jiang, Colin Yu Lin, Liqun Yang, Fei Wang, Haigang Yang

Browse the full FPL paper archive.