Skip to content

FPGA implementation of a digital IQ demodulator using VHDL.

Ching-Chuen Jong, Y. Y. H. Lam, L. S. Ng

VenueBFPL
Year1997
ProceedingsFPL

Browse the full FPL paper archive.