Using Hard Macros to Reduce FPGA Compilation Time.

Christopher Lavin, Marc Padilla, Subhrashankha Ghosh, Brent E. Nelson, Brad L. Hutchings, Michael J. Wirthlin

Browse the full FPL paper archive.