An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects.

Hanyu Liu, Xiaolei Chen, Yajun Ha

Browse the full FPL paper archive.