Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework.

Qiang Liu, George A. Constantinides, Konstantinos Masselos, Peter Y. K. Cheung

Browse the full FPL paper archive.