From Equation to VHDL: Using Rewriting Logic for Automated Function Generation.

Carlos Morra, M. Sackmann, Sunil Shukla, Jrgen Becker, Reiner W. Hartenstein

Browse the full FPL paper archive.