Delay Minimal Mapping of RTL Structures onto LUT Based FPGAs.

A. R. Naseer, M. Balakrishnan, Anshul Kumar

Browse the full FPL paper archive.