Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths.

Stefan Nikolic, Grace Zgheib, Paolo Ienne

Browse the full FPL paper archive.