Exploitation of dynamic and partial hardware reconfiguration for on-line power/performance optimization.

Katarina Paulsson, Michael Hbner, Jrgen Becker

Browse the full FPL paper archive.