A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform.

Yuchen Ren, Zhijian Liao, Xiaozhong Shi, Jinyu Xie, Yunhui Qiu, Hankun Lv, Wenbo Yin, Lingli Wang, Bowei Yu, Hua Chen, Xianjun He

Browse the full FPL paper archive.