Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs.

Ernesto Snchez, Luca Sterpone, Anees Ullah

Browse the full FPL paper archive.