Skip to content

FPGA-Based Modelling Unit for High Speed Lossless Arithmetic Coding.

Riad Stefo, Jos Luis Nez, Claudia Feregrino, Sudipta Mahapatra, Simon R. Jones

VenueBFPL
Year2001
ProceedingsFPL

Browse the full FPL paper archive.