Improving Security of SDDL Designs through Interleaved Placement on Xilinx FPGAs.

Rajesh Velegalati, Jens-Peter Kaps

Browse the full FPL paper archive.