HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation.

Yuanlong Xiao, Aditya Hota, Dongjoon Park, Andr DeHon

Browse the full FPL paper archive.