A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area.

Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj

Browse the full ICCAD paper archive.