Automatic and Semi-Automatic Verification of Switch-Level Circuits with Temporal Logic and Binary Decision Diagrams.

Masahiro Fujita, Yusuke Matsunaga, Takeo Kakuda

Browse the full ICCAD paper archive.