A design for testability technique for RTL circuits using control/data flow extraction.

Indradeep Ghosh, Anand Raghunathan, Niraj K. Jha

Browse the full ICCAD paper archive.