Skip to content

An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping.

Juinn-Dar Huang, Jing-Yang Jou, Wen-Zen Shen

VenueAICCAD
Year1996
ProceedingsICCAD

Browse the full ICCAD paper archive.