Skip to content

An optimal transistor-chaining algorithm for CMOS cell layout.

Chi-Yi Hwang, Yung-Ching Hsieh, Youn-Long Lin, Yu-Chin Hsu

VenueAICCAD
Year1989
ProceedingsICCAD

Browse the full ICCAD paper archive.