Skip to content

High-level synthesis with timing-sensitive information flow enforcement.

Zhenghong Jiang, Steve Dai, G. Edward Suh, Zhiru Zhang

VenueAICCAD
Year2018
ProceedingsICCAD

Browse the full ICCAD paper archive.