Efficient Transistor-Level Symbolic Timing Simulation Using Cached Partial Circuit States.

Clayton B. McDonald, Hsinwei Chou, Vijay Durairaj, Pey-Chang Kent Lin

Browse the full ICCAD paper archive.