Skip to content

Timing Arc based logic analysis for false noise reduction.

Murthy Palla, Jens Bargfrede, Stephan Eggersgl, Walter Anheier, Rolf Drechsler

VenueAICCAD
Year2009
ProceedingsICCAD

Browse the full ICCAD paper archive.