Skip to content

Methodology for low power test pattern generation using activity threshold control logic.

Srivaths Ravi, V. R. Devanathan, Rubin A. Parekhji

VenueAICCAD
Year2007
ProceedingsICCAD

Browse the full ICCAD paper archive.