Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization.

Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn

Browse the full ICCAD paper archive.