Skip to content

Statistical gate sizing for timing yield optimization.

Debjit Sinha, Narendra V. Shenoy, Hai Zhou

VenueAICCAD
Year2005
ProceedingsICCAD

Browse the full ICCAD paper archive.