A Dual-Vt Layout Approach for Statistical Leakage Variability Minimization in Nanometer CMOS.

Maryam Ashouei, Abhijit Chatterjee, Adit D. Singh, Vivek De

Browse the full ICCD paper archive.