A VLSI array architecture with dynamic frequency clocking.

N. Ranganathan, Narayanan Vijaykrishnan, N. Bhavanishankar

Browse the full ICCD paper archive.