Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening.

Subramanian Poothamkurissi Swaminathan, Pey-Chang Kent Lin, Sunil P. Khatri

Browse the full ICCD paper archive.