At-Speed Logic BIST Architecture for Multi-Clock Designs.

Laung-Terng Wang, Xiaoqing Wen, Po-Ching Hsu, Shianling Wu, Jonhson Guo

Browse the full ICCD paper archive.