Impact of Locations of Circuit Components on Multiple Cell Upset Mitigation in a 22 nm Bulk Process.

Shuhei Mandai, Ryuichi Nakajima, Arata Matsumoto, Yusaku Nakaoka, Hikaru Nakamoto, Sotaro Taniguchi, Shinobu Onoda, Jun Furuta, Kazutoshi Kobayashi

Browse the full IOLTS paper archive.