Scalable FPGA graph model to detect routing faults.

Luca Sterpone, Gianpiero Cabodi, Sebastiano F. Finocchiaro, Carmelo Loiacono, Francesco Savarese, Boyang Du

Browse the full IOLTS paper archive.