Evaluation of delay PUFs on CMOS 65 nm technology: ASIC vs FPGA.

Zouha Cherif, Jean-Luc Danger, Florent Lozach, Yves Mathieu, Lilian Bossuet

Browse the full ISCA paper archive.