The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays.

M. S. Hrishikesh, Doug Burger, Stephen W. Keckler, Premkishore Shivakumar, Norman P. Jouppi, Keith I. Farkas

Browse the full ISCA paper archive.